Atty. Docket No. PIA31075/DBE/US Scriel No: 10/750,246

Amendments to the Claims

Please cancel add new claims 10-20, and amend claims as follows:

- 1. (Previously Presented) A method of removing polymer generated in a semiconductor manufacturing process, which includes sequentially depositing a lower metal layer, an insulating layer and an upper metal layer on a semiconductor substrate; forming a photoresist pattern on the upper metal layer, and etching the upper metal layer and the insulating layer by using the photoresist pattern as a mask, the polymer being generated during the etching step, the method comprising:
 - removing the photoresist pattern by using O2/N2 plasma; and (a)
- removing the polymer existing on the lower metal layer by using H2O/CF4 **(b)** plasma.
- 2. A method as defined by claim 1, wherein (a) is carried out for (Original) about 50 seconds.
- 3. (Original) A method as defined by claim 1, wherein a flow rate of a CF₄ gas in (b) is in a range from 5% to 15% of that of an H₂O gas.
- 4. (Original) A method as defined by claim 1, further comprising (c) by using O₂ plasma, removing residues of the photoresist pattern remaining after (b).
- 5. (Currently Amended) A methods method as defined by claim 4, wherein powered powers used in the (a), (b) and (c) are substantially the same.
- (Original) A method as defined by claim 4, wherein a process time of (c) is in a range from 40% to 60% of that of (a).

Atty. Docket No. PIA31075/DBE/US

Serial No: 10/750,246

- 7. (Original) A method as defined by claim 4, wherein a process time of (b) is in a range of 30% to 50% of that of (a).
- 8. (Currently Amended) A method of manufacturing a semiconductor device having a capacitor, the method comprising:
- (a) sequentially depositing a lower metal layer, an insulating layer and an upper metal layer on a semiconductor substrate;
 - (b) forming a first photoresist pattern on the upper metal layer,
- (c) forming an upper electrode film and a capacitor insulating film by etching the upper metal layer and the insulating layer by using the first photoresist pattern as a mask;
 - (d) removing the first photoresist pattern by using O₂/N₂ plasma;
- (e) removing polymer existing on the lower metal layer by using H2O/CF4 plasma;
- (f) forming a second photoresist pattern for completely encapsulating the upper electrode film and the capacitor insulating insulating film;
- (g) forming a lower electrode film by etching the lower metal layer by using the second photoresist pattern as a mask and
- (h) removing the second photoresist pattern to provide the capacitor including the lower electrode film, the capacitor insulating film and the upper electrode film.
- 9. (Original) A method as defined by claim 8, further comprising, between (c) and (f): removing residues of the first photoresist pattern remaining after (e) by using O₂ plasma.
 - 10. (New) A method of removing polymer from a lower metal layer having an
- 11. insulating layer and an upper metal layer thereon, the lower metal layer on a semiconductor substrate, the upper metal layer having a first photoresist pattern thereon, the method comprising steps of:

Page 3 of 12

(FAX)5592990118

Atty. Docket No. PIA31075/DBE/US

Serial No: 10/750,246

- removing the first photoresist pattern by ashing with a first plasma from a (a) first gas mixture consisting essentially of O2 and N2; and
- **(b)** removing the polymer on the lower metal layer by ashing with a second plasma from a second gas mixture consisting essentially of H2O and CF4.
- 12. (New) A method as defined by claim 10, wherein step (a) is carried out for about 50 seconds.
- 13. (New) A method as defined by claim 10, wherein step (b) comprises flowing CF₄ gas at a rate of from 5% to 15% of that of H₂O gas.
 - 14. (New) A method as defined by claim 10, further comprising:
- removing residues of the first photoresist pattern remaining after step (b) with an O2 plasma.
- 15. (New) A method as defined by claim 13, wherein steps (a), (b) and (c) each use substantially the same power.
- 16. (New) A method as defined by claim 13, wherein a process time of step (c) is from 40% to 60% of that of step (a).
- 17. (New) A method as defined by claim 10, wherein a process time of step (b) is from 30% to 50% of that of step (a).
- 18. (New) The method of claim 10, further comprising, prior to step (a), steps of sequentially depositing the lower metal layer, the insulating layer and the upper metal layer on the semiconductor substrate; forming the first photoresist pattern on the upper metal layer; and

Atty. Docket No. PIA31075/DBE/US

Scrial No: 10/750,246

forming an upper electrode by etching the upper metal layer using the first photoresist pattern as a mask.

- 19. (New) The method of claim 17, further comprising, after forming the upper electrode and prior to step (a), forming a capacitor insulating film by etching the insulating layer using the first photoresist pattern as a mask.
- 20. (New) The method of claim 18, further comprising, after step (b), steps of forming a second photoresist pattern completely encapsulating the upper electrode and the capacitor insulating film; forming a lower electrode by etching the lower metal layer using the second photoresist pattern as a mask; and removing the second photoresist pattern to provide a capacitor including the lower electrode film, the capacitor insulating film and the upper electrode film.
 - 21. (New) The method of claim 10,

Atty. Docket No. PIA31075/DBE/US Scrial No: 10/750,246

Amendments to the Figures

The Figures are again being replaced with the attached drawing sheets. Replacement Sheets are being submitted to replace the poor quality Replacement Sheets submitted by Applicant's former representative on October 25, 2005, and an Additional Sheet is submitted to place into the file an English language version of Fig. 2 of the drawings filed with the application on December 31, 2003 (see the Decision on Petition mailed September 8, 2004), which was apparently inadvertently deleted or otherwise removed by the Transmittal of Replacement Drawings submitted by Applicant's former representative on October 25, 2005.

In addition, Figs. 1A-1D have been amended by replacing the inaccurate label "(PRIOR ART)" in or adjacent to each Figure with the more accurate label "(BACKGROUND)" (see p. 1, 1. 6 of the specification), as required in the Office Action dated October 3, 2005. The specification as filed contains no admission that FIGS. 1A-1D are prior art, only that they are "Background."

FIG. 2 is believed to be an accurate English language translation of Fig. 2 from the priority document (see the attached pages 15-16 from the certified copy of the Korean priority application no. 1020030060924, as filed on December 31, 2003). For example, the step numbering is identical, as are the chemical formulas in steps S206-S210 and the acronym "MIM" in step S212.

Two (2) Replacement Sheets and one (1) Additional Sheet (as required by 37 C.F.R. 1.121(d)) are attached to this Amendment.